Hynix HY5PS561621A 256Mbit DDR2 BGA SDRAM


Availability: In stock

Excl. VAT: £19.99 Incl. VAT: £19.99

Express Same Day Shipping (3PM Cut-off Time)

Free Royal Mail First-Class UK Delivery

Guaranteed Next Working Day Delivery Available.

No-Quibble 14-Day Money Back Returns

Product Description

Hynix HY5PS561621A • VDD ,VDDQ =1.8 +/- 0.1V • All inputs and outputs are compatible with SSTL_18 interface • Fully differential clock inputs (CK, /CK) operation • Double data rate interface • Source synchronous-data transaction aligned to bidirectional data strobe (DQS, DQS) • Differential Data Strobe (DQS, DQS) • Data outputs on DQS, DQS edges when read (edged DQ) • Data inputs on DQS centres when write(centred DQ) • On chip DLL align DQ, DQS and DQS transition with CK transition • DM mask write data-in at the both rising and falling edges of the data strobe • All addresses and control inputs except data, data strobes and data masks latched on the rising edges of the clock • Programmable CAS latency 3, 4, 5 and 6 supported • Programmable additive latency 0, 1, 2, 3, 4 and 5 supported • Programmable burst length 4 / 8 with both nibble sequential and interleave mode• Internal four bank operations with single pulsed RAS• Auto refresh and self refresh supported • tRAS lockout supported • 8K refresh cycles /64ms • JEDEC standard 84ball FBGA(x16) • Full strength driver option controlled by EMRS• On Die Termination supported • Off Chip Driver Impedance Adjustment supported • Self-Refresh High Temperature Entry • Partial Array Self Refresh support.

Additional Information
Additional Information
Manufacturer Part # HY5PS561621A
Additional Part Number(s) No
Fits Models No
Item Condition New
Cosmetic Condition No
Condition Remarks No
Warranty No
Write Your Own Review

Only registered users can write reviews. Please, log in or register

Product Tags
Product Tags

Use spaces to separate tags. Use single quotes (') for phrases.

New products added every day....